01 Introduction to Digital Logic

ENGR 3410 - Computer Architecture

Mark L. Chang


Fall 2008

Acknowledgements


- Patterson & Hennessy: Book & Lecture Notes
- Patterson's 1997 course notes (U.C. Berkeley CS 152, 1997)
- Tom Fountain 2000 course notes (Stanford EE182)
- Michael Wahl 2000 lecture notes (U. of Siegen CS 3339)
- Ben Dugan 2001 lecture notes (UW-CSE 378)
- Professor Scott Hauck lecture notes (UW EE 471)
- Mark L. Chang lecture notes for Digital Logic (NWU B01)

Example: Car Electronics

• Door ajar light (driver door, passenger door):



• High-beam indicator (lights, high beam selected):




Example: Car Electronics (cont.)


• Seat Belt Light (driver belt in):

DB NOT


• Seat Belt Light (driver belt in, passenger belt in, passenger present):




Basic Logic Gates



Digital vs. Analog





Digital: only assumes discrete values


Analog: values vary over a broad range continuously

Advantages of Digital Circuits

- Robust to noise
- Easy to draw/understand
- Really F-U-N" Lorraine
- Simpler to debug


Combinational vs. Sequential Logic

Sequential logic



Network implemented from logic gates. The presence of feedback distinguishes between *sequential* and *combinational* networks.


Combinational logic



No feedback among inputs and outputs. Outputs are a function of the inputs only.

Black Box (Majority)

- Given a design problem, first determine the function
- Consider the unknown combination circuit a "black box"



Truth Table			
ABC	. [
C 6 U	6		
0 6 1	6		
0 1 0	O		
0 (1	1		
(0 0	6		
(0)	1		
, 10	1		

"Black Box" Design & Truth Tables

- Given an idea of a desired circuit, implement it
 - Example: Odd parity inputs: A, B, C, output: Out

A BC	M	P
0	С	Ō
6 01	6	
016	G	1
611	l	0
(0 6	G	1
(v)	1	0
116	١	0
(()	1	ſ

Truth Tables

Algebra: variables, values, operations

In Boolean algebra, the values are the symbols 0 and 1 If a logic statement is false, it has value 0 If a logic statement is true, it has value 1

Operations: AND, OR, NOT

X	Y	X AND Y
0	0	0
0	1	0
1	0	0
1	1	1

Χ	NOT X
0	1
1	0

X	Y	X OR Y
0	0	0
0	1	1
1	0	1
1	1	1

Boolean Equations

Boolean Algebra

values: 0, 1

variables: A, B, C, ..., X, Y, Z operations: NOT, AND, OR, ...

NOT X is written as X X X AND Y is written as X & Y, or sometimes X Y X OR Y is written as X + Y

Deriving Boolean equations from truth tables:

_A	В	Sum	Carry
0 0 1 1	0 1 0 1	0 1 1	0 0 0 1

Sum = $\overline{A}B + AB$

OR'd together *product* terms for each truth table row where the function is 1

if input variable is 0, it appears in complemented form; if 1, it appears uncomplemented

Boolean Algebra

Another example:


_A	В	Cin	Sum Cout	Sum = $\overline{A}\overline{B}$ Cin + $\overline{A}\overline{B}$ Cin + $\overline{A}\overline{B}$ Cin + $\overline{A}\overline{B}$ Cin + $\overline{A}\overline{B}$ Cin
0 0 0 0 1 1	0 0 1 1 0 0	0 1 0 1 0 1	0 0 1 0 1 0 0 1 1 0 0 1	
1 1 1	0 1 1	1 0 1	0 1 0 1 1	

Cout =
$$\overline{A}$$
 B Cin + \overline{A} B Cin + \overline{A} B Cin + \overline{A} B Cin

Boolean Algebra

Reducing the complexity of Boolean equations

Laws of Boolean algebra can be applied to full adder's carry out function to derive the following simplified expression:



Verify equivalence with the original Carry Out truth table:

place a 1 in each truth table row where the product term is true


each product term in the above equation covers exactly two rows in the truth table; several rows are "covered" by more than one term


Representations of Boolean Functions

• Boolean Function: F = X + YZ

PLA/PAL

Truth Table:





Why Boolean Algebra/Logic Minimization?

Logic Minimization: reduce complexity of the gate level implementation

- reduce number of literals (gate inputs)
- reduce number of gates
- reduce number of levels of gates

fewer inputs implies faster gates in some technologies
fan-ins (number of gate inputs) are limited in some technologies
fewer levels of gates implies reduced signal propagation delays
number of gates (or gate packages) influences manufacturing costs

Basic Boolean Identities: $\frac{6}{5}$ 5 1

•
$$X + 0 = \times$$

$$X * 1 = X$$

$$X * 0 = \bigcirc$$

$$\bullet \quad X + \overline{X} =$$

$$X * \overline{X} = \bigcirc$$

•
$$\overline{\overline{X}} = X$$

Basic Laws

Commutative Law:

$$X + Y = Y + X$$

$$XY = YX$$

Associative Law:

$$X+(Y+Z) = (X+Y)+Z$$

$$X(YZ)=(XY)Z$$

Distributive Law:

$$X(Y+Z) = XY + XZ$$

$$X(Y+Z) = XY + XZ$$
 $X+YZ = (X+Y)(X+Z)$

Boolean Manipulations

• Boolean Function: $F = XYZ + \overline{X}Y + XY\overline{Z}$

Truth Table:

Reduce Function:

$$F = XY(Z+Z) + \overline{X}Y$$

$$= XY(I) + \overline{X}Y$$

$$= Y(X+\overline{X})$$

$$= Y(I)$$

$$= Y$$

Advanced Laws

$$v \quad X+XY = \chi(1+y) = \chi(1) = \chi$$

$$v \quad XY + XY = \chi(1+y) = \chi(1) = \chi$$

$$v \quad X(XY) = (\chi_{+X})(\chi_{+Y}) = (1)(\chi_{+Y}) = \chi_{+Y}$$


$$v \quad X(X+Y) = \chi_{+X} + \chi_{+Y} = \chi$$

$$v \quad (X+Y)(X+Y) = \chi_{+X} + \chi_{+Y} = \chi_{+X} + \chi_{+Y} + \chi_{+Y} + \chi_{+Y} + \chi_{+Y}$$

$$v \quad X(X+Y) = \chi_{+X} + \chi_{+Y} = \chi_{+X} + \chi_{+Y} + \chi_{+Y}$$

Boolean Manipulations (cont.)

• Boolean Function:
$$F = \overline{X}YZ + XZ$$



Truth Table:

X	Y	Z	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	C
1	0	1	
1	1	0	\circ
1	1	1	

Reduce Function:

Boolean Manipulations (cont.)

Boolean Function: F = (X+Y+XY)(XY+XZ+YZ)

Truth Table:

=
$$XXY + XXZ + XYZ + XYY + XYZ + YYY + XYZ + YYZ$$

= $XXY + XYZ + XYZ$
= $XY + XYZ + XYZ$

DeMorgan's Law

$$(\overline{X + Y}) = \overline{X} * \overline{Y}$$

$$\overline{(X * Y)} = \overline{X} + \overline{Y}$$

$$= \overline{C}$$

DeMorgan's Law can be used to convert AND/OR expressions to OR/AND expressions

Example:

$$Z = \overline{A} \overline{B} C + \overline{A} B C + \overline{A} \overline{B} C + \overline{A} B \overline{C}$$

$$\overline{Z} = (A + B + \overline{C}) * (A + \overline{B} + \overline{C}) * (\overline{A} + B + \overline{C}) * (\overline{A} + \overline{B} + C)$$

DeMorgan's Law example

v If
$$F = (XY+Z)(Y+XZ)(XY+Z)$$
,

$$\overline{F} = (XY+Z)(Y+XZ)(XY+Z)$$

$$= (\overline{XY}+2) + (\overline{Y}+\overline{X}+2) + (\overline{XY}+2)$$

$$= (\overline{XY})(2) + (\overline{Y})(\overline{X}+2) + (\overline{XY}+2)$$

 $= \overline{2}(\overline{X}+\overline{y}) + y(x+\overline{2}) + Z(\overline{X}+\overline{Y})$

NAND and NOR Gates

• NAND Gate: NOT(AND(A, B))



Χ	Υ	X NAND	Y
0	0	1	
0	1	1	
1	0	1	
1	1	0	

• NOR Gate: NOT(OR(A, B))



X	Y	X NOR Y
0	0	1
0	1	0
1	0	0
1	1	0

NAND and NOR Gates

- NAND and NOR gates are universal
 - can implement all the basic gates (AND, OR, NOT)

NAND

NOT X

AND y = 100 - 100 - 100 - 100

OR X + Y

NOR


A

X.

Y Do Xty

Bubble Manipulation

• Bubble Matching




DeMorgan's Law






XOR and XNOR Gates

• XOR Gate: Z=1 if X is different from Y



X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	0

• XNOR Gate: Z=1 if X is the same as Y



X	Y	Z	_
0	0	1	
0	1	0	
1	0	0	
1	1	1	

Boolean Equations to Circuit Diagrams

$$v F = XYZ + \overline{X}Y + XY\overline{Z}$$

$$= Y(XZ + \overline{X}Y + X\overline{Z})$$

$$= Y(X(Z+\overline{Z})+\overline{X})$$

$$= Y(X+\overline{Y})$$

